Sciweavers

468 search results - page 72 / 94
» Process Migration Effects on Memory Performance of Multiproc...
Sort
View
ARCS
2006
Springer
13 years 11 months ago
Estimating Energy Consumption for an MPSoC Architectural Exploration
Early energy estimation is increasingly important in MultiProcessor System-On-Chip (MPSoC) design. Applying traditional approaches, which consist in delaying the estimation until t...
Rabie Ben Atitallah, Smaïl Niar, Alain Greine...
CONCURRENCY
1998
139views more  CONCURRENCY 1998»
13 years 7 months ago
Applications experience in Jade
This paper presents our experience developing applications in Jade, a portable, implicitly parallel programming language designed for exploiting task-level concurrency. Jade progr...
Martin C. Rinard
FOCS
2000
IEEE
14 years 12 hour ago
Clustering Data Streams
The data stream model has recently attracted attention for its applicability to numerous types of data, including telephone records, web documents and clickstreams. For analysis o...
Sudipto Guha, Nina Mishra, Rajeev Motwani, Liadan ...
ICPP
1995
IEEE
13 years 11 months ago
Progress: A Toolkit for Interactive Program Steering
Interactive program steering permits researchers to monitor and guide their applications during runtime. Interactive steering can help make end users more effective in addressing ...
Jeffrey S. Vetter, Karsten Schwan
SOCC
2008
IEEE
169views Education» more  SOCC 2008»
14 years 2 months ago
A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies
— Lowering supply voltage is an effective technique for power reduction in memory design, however traditional memory cell design fails to operate, as shown in [3], [10], at ultra...
Jawar Singh, Jimson Mathew, Dhiraj K. Pradhan, Sar...