Sciweavers

468 search results - page 76 / 94
» Process Migration Effects on Memory Performance of Multiproc...
Sort
View
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
13 years 12 months ago
Piranha: a scalable architecture based on single-chip multiprocessing
The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limit...
Luiz André Barroso, Kourosh Gharachorloo, R...
ICASSP
2011
IEEE
12 years 11 months ago
Exposing duplicated regions affected by reflection, rotation and scaling
A commonly considered image manipulation is to conceal undesirable objects or people in the scene with a region of pixels copied from the same image. Forensic mechanisms aimed at ...
Sergio Bravo-Solorio, Asoke K. Nandi
SIGMETRICS
1997
ACM
111views Hardware» more  SIGMETRICS 1997»
13 years 11 months ago
Cache Behavior of Network Protocols
In this paper we present a performance study of memory reference behavior in network protocol processing, using an Internet-based protocol stack implemented in the x-kernel runnin...
Erich M. Nahum, David J. Yates, James F. Kurose, D...
ATAL
2008
Springer
13 years 9 months ago
Engineering large-scale distributed auctions
The functional characteristics of market-based solutions are typically best observed through the medium of simulation, data-gathering and subsequent visualization. We previously d...
Peter Gradwell, Michel A. Oey, Reinier J. Timmer, ...
VLDB
1995
ACM
214views Database» more  VLDB 1995»
13 years 11 months ago
Dynamic Multi-Resource Load Balancing in Parallel Database Systems
Parallel database systems have to support the effective parallelization of complex queries in multi-user mode, i.e. in combination with inter-query/inter-transaction parallelism. ...
Erhard Rahm, Robert Marek