Sciweavers

6819 search results - page 46 / 1364
» Process Reuse Architecture
Sort
View
DAC
2010
ACM
13 years 10 months ago
Instruction cache locking using temporal reuse profile
The performance of most embedded systems is critically dependent on the average memory access latency. Improving the cache hit rate can have significant positive impact on the per...
Yun Liang, Tulika Mitra
FDL
2004
IEEE
14 years 1 months ago
Reuse of SML module system for the B language
In this paper, we are concerned with studying the semantic of the B modularity. We reuse the Harper-Lillibridge-Leroy (HLL) module system. This system implements an SML like module...
Dorian Petit, Vincent Poirriez, Georges Mariano
IIWAS
2004
13 years 11 months ago
Decomposition and Reuse of Mobile Services
: Today, the development of new mobile services is associated with high costs and risks. The main aim of our research is to make this development process faster and more efficient ...
Elisabeth Dörr, Werner Winiwarter
DAC
2010
ACM
13 years 10 months ago
Performance and power modeling in a multi-programmed multi-core environment
This paper describes a fast, automated technique for accurate on-line estimation of the performance and power consumption of interacting processes in a multi-programmed, multi-cor...
Xi Chen, Chi Xu, Robert P. Dick, Zhuoqing Morley M...
ISESE
2005
IEEE
14 years 3 months ago
Contextual reusability metrics for event-based architectures
Component Based Software Engineering has been perceived to have immense reuse potential. This area has evoked wide interest and has led to considerable investment in research and ...
Sutirtha Bhattacharya, Dewayne E. Perry