Sciweavers

2700 search results - page 124 / 540
» Processor Architectures for Ontogenesis
Sort
View
ARCS
2009
Springer
15 years 11 months ago
Empirical Performance Models for Java Workloads
Abstract. Java is widely deployed on a variety of processor architectures. Consequently, an understanding of microarchitecture level Java performance is critical to optimize curren...
Pradeep Rao, Kazuaki Murakami
ASAP
2004
IEEE
141views Hardware» more  ASAP 2004»
15 years 8 months ago
Evaluating Instruction Set Extensions for Fast Arithmetic on Binary Finite Fields
Binary finite fields GF(2n ) are very commonly used in cryptography, particularly in publickey algorithms such as Elliptic Curve Cryptography (ECC). On word-oriented programmable ...
A. Murat Fiskiran, Ruby B. Lee
DAC
2001
ACM
16 years 5 months ago
Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors
Energy consumption has become an increasingly important consideration in designing many real-time embedded systems. Variable voltage processors, if used properly, can dramatically...
Gang Quan, Xiaobo Hu
VLSID
2003
IEEE
253views VLSI» more  VLSID 2003»
16 years 4 months ago
High Level Synthesis from Sim-nML Processor Models
The design of modern complex embedded systems require a high level of abstraction of the design. The SimnML[1] is a specification language to model processors for such designs. Se...
Souvik Basu, Rajat Moona
HIPEAC
2007
Springer
15 years 8 months ago
Customizing the Datapath and ISA of Soft VLIW Processors
In this paper, we examine the trade-offs in performance and area due to customizing the datapath and instruction set architecture of a soft VLIW processor implemented in a high-den...
Mazen A. R. Saghir, Mohamad El-Majzoub, Patrick Ak...