2700 search results - page 50 / 540 » Processor Architectures for Ontogenesis |
152
click to vote
MICRO
2010
IEEE
15 years 2 months ago
2010
IEEE
This paper proposes a cycle accounting architecture for Simultaneous Multithreading (SMT) processors that estimates the execution times for each of the threads had they been execu...
135
click to vote
SAMOS
2010
Springer
15 years 2 months ago
2010
Springer
—Memory bandwidth has always been a critical factor for the performance of many data intensive applications. The increasing processor performance, and the advert of single chip m...
126
click to vote
MICRO
2007
IEEE
15 years 10 months ago
2007
IEEE
Modern chip multiprocessors (CMPs) are designed to exploit both instruction-level parallelism (ILP) within processors and thread-level parallelism (TLP) within and across processo...
141
click to vote
ISPASS
2008
IEEE
15 years 10 months ago
2008
IEEE
Abstract— This work concerns metrics for evaluating microarchitectural enhancements to improve processor lifetime reliability. A commonly reported reliability metric is mean time...
110
click to vote
ICPP
2008
IEEE
15 years 10 months ago
2008
IEEE
The shading processors in graphics hardware are becoming increasingly general-purpose. We test, through simulation and benchmarking, the potential performance impact of replacing ...