Sciweavers

2700 search results - page 61 / 540
» Processor Architectures for Ontogenesis
Sort
View
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
15 years 8 months ago
Piranha: a scalable architecture based on single-chip multiprocessing
The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limit...
Luiz André Barroso, Kourosh Gharachorloo, R...
117
Voted
CORR
2006
Springer
110views Education» more  CORR 2006»
15 years 4 months ago
Methods for Partitioning Data to Improve Parallel Execution Time for Sorting on Heterogeneous Clusters
The aim of the paper is to introduce general techniques in order to optimize the parallel execution time of sorting on a distributed architectures with processors of various speeds...
Christophe Cérin, Jean-Christophe Dubacq, J...
CODES
1994
IEEE
15 years 8 months ago
A prototyping environment for hardware/software codesign in the COBRA project
We present a prototyping environment with special benefit for hardware/software codesign which we use as target architecture in the COBRA project1 . This architecture is very flex...
Gernot Koch, Udo Kebschull, Wolfgang Rosenstiel
138
Voted
IBMRD
2006
76views more  IBMRD 2006»
15 years 4 months ago
Modeling wire delay, area, power, and performance in a simulation infrastructure
We present Justice, a set of extensions to the Liberty simulation infrastructure that model area, wire length, and power consumption in processor architectures. Given an architectu...
Nicholas P. Carter, Azmat Hussain
105
Voted
ASPDAC
2000
ACM
95views Hardware» more  ASPDAC 2000»
15 years 8 months ago
Retargetable estimation scheme for DSP architecture selection
— Given the recent wave of innovation and diversification in digital signal processor (DSP) architecture, the need for quickly evaluating the true potential of considered archite...
Naji Ghazal, A. Richard Newton, Jan M. Rabaey