2700 search results - page 63 / 540 » Processor Architectures for Ontogenesis |
140
click to vote
ICPP
2009
IEEE
15 years 1 months ago
2009
IEEE
This paper introduces a new highly optimized architecture for remote memory access (RMA). RMA, using put and get operations, is a one-sided communication function which amongst ot...
152
click to vote
SAMOS
2007
Springer
15 years 10 months ago
2007
Springer
This paper presents a configurable base architecture tailorable for different applications. It allows simple and rapid way to evaluate and prototype large Multi-Processor System-on...
141
click to vote
JILP
2000
15 years 3 months ago
2000
Load latency remains a signi cant bottleneck in dynamically scheduled pipelined processors. Load speculation techniques have been proposed to reduce this latency. Dependence Predi...
144
click to vote
TPDS
2010
15 years 2 months ago
2010
—Thread-level parallelism (TLP) has been extensively studied in order to overcome the limitations of exploiting instruction-level parallelism (ILP) on high-performance superscala...
147
click to vote
ICCAD
2009
IEEE
15 years 1 months ago
2009
IEEE
Present application specific embedded systems tend to choose instruction set extensions (ISEs) based on limitations imposed by the available data bandwidth to custom functional un...