2700 search results - page 85 / 540 » Processor Architectures for Ontogenesis |
159
click to vote
MTV
2006
IEEE
15 years 10 months ago
2006
IEEE
Simulation-based validation of the current industrial processors typically use huge number of test programs generated at instruction set architecture (ISA) level. However, archite...
133
click to vote
IEEEPACT
2005
IEEE
15 years 9 months ago
2005
IEEE
While general-purpose processors have only recently employed chip multiprocessor (CMP) architectures, network processors (NPs) have used heterogeneous multi-core architectures sin...
173
click to vote
HPCA
1995
IEEE
15 years 7 months ago
1995
IEEE
The throughput of a multiple-pipelined processor suffers due to lack of sufficient instructions to make multiple pipelines busy and due to delays associated with pipeline depende...
134
click to vote
JSA
2000
15 years 3 months ago
2000
Integrating processors and main memory is a promising approach to increase system performance. Such integration provides very high memory bandwidth that can be exploited efficientl...
154
Voted
TPDS
2010
15 years 2 months ago
2010
The objective of this paper is to extend, in the context of multicore architectures, the concepts of tile algorithms [Buttari et al., 2007] for Cholesky, LU, QR factorizations to t...