Sciweavers

590 search results - page 99 / 118
» Programmable Networks
Sort
View
IPPS
2003
IEEE
14 years 1 months ago
SPMD Image Processing on Beowulf Clusters: Directives and Libraries
Most image processing algorithms can be parallelized by splitting parallel loops and by using very few communication patterns. Code parallelization using MPI still involves much p...
Paulo F. Oliveira, J. M. Hans du Buf
VISUALIZATION
2003
IEEE
14 years 1 months ago
Planet-Sized Batched Dynamic Adaptive Meshes (P-BDAM)
We describe an efficient technique for out-of-core management and interactive rendering of planet sized textured terrain surfaces. The technique, called P-Batched Dynamic Adaptiv...
Paolo Cignoni, Fabio Ganovelli, Enrico Gobbetti, F...
ISSS
2002
IEEE
142views Hardware» more  ISSS 2002»
14 years 24 days ago
Round-Robin Arbiter Design and Generation
In this paper, we introduce a Round–robin Arbiter Generator (RAG) tool. The RAG tool can generate a design for a Bus Arbiter (BA). The BA is able to handle the exact number of b...
Vincent John Mooney III, George F. Riley, Eung S. ...
MSE
2002
IEEE
119views Hardware» more  MSE 2002»
14 years 24 days ago
Narnia: A Virtual Machine for Multimedia Communication Services
Narnia is middleware that helps programmers build multimedia communication services. This middleware ollection of familiar programming abstractions— including events, event hand...
Mauricio Cortes, J. Robert Ensor
FPGA
2001
ACM
145views FPGA» more  FPGA 2001»
14 years 11 days ago
Simultaneous logic decomposition with technology mapping in FPGA designs
Conventional technology mapping algorithms for SRAM-based Field Programmable Gate Arrays (FPGAs) are normally carried out on a fixed logic decomposition of a circuit. The impact o...
Gang Chen, Jason Cong