Sciweavers

551 search results - page 64 / 111
» Realizability of Real-Time Logics
Sort
View
RML
2002
82views Business» more  RML 2002»
15 years 5 months ago
A Nonmonotonic Rule System using Ontologies
The development of the Semantic Web proceeds in layers. Currently the most advanced layer that has reached maturity is the ontology layer, in the form of the DAML+OIL language whic...
Grigoris Antoniou
VLSID
2002
IEEE
207views VLSI» more  VLSID 2002»
16 years 6 months ago
Synthesis of High Performance Low Power Dynamic CMOS Circuits
This paper presents a novel approach for the synthesis of dynamic CMOS circuits using Domino and Nora styles. As these logic styles can implement only non-inverting logic, convent...
Debasis Samanta, Nishant Sinha, Ajit Pal
GLVLSI
2007
IEEE
135views VLSI» more  GLVLSI 2007»
16 years 8 days ago
Exact sat-based toffoli network synthesis
Compact realizations of reversible logic functions are of interest in the design of quantum computers. Such reversible functions are realized as a cascade of Toffoli gates. In th...
Daniel Große, Xiaobo Chen, Gerhard W. Dueck,...
ECRTS
2000
IEEE
15 years 10 months ago
Harmonious internal clock synchronization
Internal clock synchronization has been investigated, or employed, for quite a number of years, under the requirement of good upper bounds for the deviation, or accuracy, between ...
Horst F. Wedde, Wolfgang Freund
DSD
2007
IEEE
88views Hardware» more  DSD 2007»
16 years 8 days ago
An Implementation of an Address Generator Using Hash Memories
An address generator produces a unique address from 1 to k for the input that matches to one of k registered vectors, and produces 0 for other inputs. This paper presents the supe...
Tsutomu Sasao, Munehiro Matsuura