Sciweavers

419 search results - page 20 / 84
» Realizing the Potential of AIED
Sort
View
ICCAD
2004
IEEE
180views Hardware» more  ICCAD 2004»
14 years 5 months ago
Physical placement driven by sequential timing analysis
Traditional timing-driven placement considers only combinational delays and does not take into account the potential of subsequent sequential optimization steps. As a result, the ...
Aaron P. Hurst, Philip Chong, Andreas Kuehlmann
ACL
2008
13 years 10 months ago
Combining Speech Retrieval Results with Generalized Additive Models
Rapid and inexpensive techniques for automatic transcription of speech have the potential to dramatically expand the types of content to which information retrieval techniques can...
J. Scott Olsson, Douglas W. Oard
ICC
2008
IEEE
126views Communications» more  ICC 2008»
14 years 3 months ago
Backlog Aware Scheduling for Large Buffered Crossbar Switches
—A novel architecture was proposed in [1] to address scalability issues in large, high speed packet switches. The architecture proposed in [1], namely OBIG (output buffers with i...
Aditya Dua, Benjamin Yolken, Nicholas Bambos, Wlad...
HICSS
2006
IEEE
117views Biometrics» more  HICSS 2006»
14 years 2 months ago
Stakeholders, Contradictions and Salience: An Empirical Study of a Norwegian G2G Effort
Previous studies indicate that the expected effects of e-Government are slower to realize than initially expected. Several authors argue that e-Government involves particularly co...
Leif Skiftenes Flak, Stig Nordheim
GLVLSI
2003
IEEE
152views VLSI» more  GLVLSI 2003»
14 years 1 months ago
Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs
The realization of fast datapaths in signal processing environments requires fastest, power efficient logic styles with synchronous behavior. This paper presents a method to combi...
Frank Grassert, Dirk Timmermann