Sciweavers

174 search results - page 15 / 35
» Reclocking for high-level synthesis
Sort
View
DFT
1993
IEEE
90views VLSI» more  DFT 1993»
13 years 11 months ago
High Level Synthesis Techniques for Efficient Built-In-Self Repair
Lisa M. Guerra, Miodrag Potkonjak, Jan M. Rabaey
ICCAD
1993
IEEE
97views Hardware» more  ICCAD 1993»
13 years 11 months ago
High level synthesis for reconfigurable datapath structures
Lisa M. Guerra, Miodrag Potkonjak, Jan M. Rabaey
ISCAS
1994
IEEE
76views Hardware» more  ISCAS 1994»
13 years 11 months ago
NEAT: An Object Oriented High-Level Synthesis Interface
M. J. M. Heijiligers, H. A. Hilderink, Adwin H. Ti...
VLSID
1994
IEEE
124views VLSI» more  VLSID 1994»
13 years 11 months ago
ILP-Based Scheduling with Time and Resource Constraints in High Level Synthesis
In this paper, we present a formal analysis of the constraints of the scheduling problem, and evaluate the structure of the scheduling polytope described by those constraints. Pol...
Samit Chaudhuri, Robert A. Walker
DAC
1994
ACM
13 years 11 months ago
Memory Estimation for High Level Synthesis
Abstract -- This paper describes a new memory estimation technique for DSP applications written in an applicative language. Since no concept of storage is present in an applicative...
Ingrid Verbauwhede, Chris J. Scheers, Jan M. Rabae...