Sciweavers

26 search results - page 1 / 6
» Reconfigurable synchronized dataflow processor
Sort
View
ASPDAC
2000
ACM
131views Hardware» more  ASPDAC 2000»
14 years 2 months ago
Reconfigurable synchronized dataflow processor
- This paper describes the design and implementation of a reconfigurable synchronized dataflow processor (RSDP). The RSDP can configure its hardware to directly represent dataflow ...
Hiroshi Sasaki, Hitoshi Maruyama, Hideaki Tsukioka...
RSP
2000
IEEE
156views Control Systems» more  RSP 2000»
14 years 3 months ago
Quasi-Static Scheduling of Reconfigurable Dataflow Graphs for DSP Systems
Dataflow programming has proven to be popular for representing applications in rapid prototyping tools for digital signal processing (DSP); however, existing dataflow design tools...
Bishnupriya Bhattacharya, Shuvra S. Bhattacharyya
DASIP
2010
13 years 5 months ago
Automated generation of an efficient MPEG-4 Reconfigurable Video Coding decoder implementation
This paper proposes an automatic design flow from userfriendly design to efficient implementation of video processing systems. This design flow starts with the use of coarsegrain ...
Ruirui Gu, Jonathan Piat, Mickaël Raulet, J&o...
SAC
2010
ACM
14 years 18 days ago
Reactive parallel processing for synchronous dataflow
The control flow of common processors does not match the specific needs of reactive systems. Key issues for these systems are preemption and concurrency, combined with timing pred...
Claus Traulsen, Reinhard von Hanxleden