Sciweavers

563 search results - page 91 / 113
» Reconfigurable trusted computing in hardware
Sort
View
PRDC
2007
IEEE
14 years 1 months ago
PAI: A Lightweight Mechanism for Single-Node Memory Recovery in DSM Servers
Several recent studies identify the memory system as the most frequent source of hardware failures in commercial servers. Techniques to protect the memory system from failures mus...
Jangwoo Kim, Jared C. Smolens, Babak Falsafi, Jame...
DFT
2006
IEEE
143views VLSI» more  DFT 2006»
14 years 1 months ago
Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC
This paper1 discusses a defect tolerant and energy economized computing array for the DSP plane of a 3-D Heterogeneous System on a Chip. We present the J-platform, which employs c...
Vijay K. Jain, Glenn H. Chapman
DAC
2004
ACM
13 years 11 months ago
An SoC design methodology using FPGAs and embedded microprocessors
In System on Chip (SoC) design, growing design complexity has esigners to start designs at higher abstraction levels. This paper proposes an SoC design methodology that makes full...
Nobuyuki Ohba, Kohji Takano
AHS
2007
IEEE
226views Hardware» more  AHS 2007»
14 years 1 months ago
Application of Self-Configurability for Autonomous, Highly-Localized Self-Regulation
In this paper, key features of biological vs. artificial systems are identified, along with a synopsis of important consequences of those features. An artificial substrate that co...
Nicholas J. Macias, Peter M. Athanas
ICCAD
1999
IEEE
84views Hardware» more  ICCAD 1999»
13 years 11 months ago
A clustering- and probability-based approach for time-multiplexed FPGA partitioning
Improving logic density by time-sharing, time-multiplexed FPGAs (TMFPGAs) have become an important research topic for reconfigurable computing. Due to the precedence and capacity ...
Mango Chia-Tso Chao, Guang-Ming Wu, Iris Hui-Ru Ji...