Sciweavers

663 search results - page 88 / 133
» Reducing Compilation Time Overhead in Compiled Simulators
Sort
View
COMCOM
2006
96views more  COMCOM 2006»
13 years 8 months ago
Dynamic cache reconfiguration strategies for cluster-based streaming proxy
The high bandwidth and the relatively long-lived characteristics of digital video are key limiting factors in the wide-spread usage of streaming content over the Internet. The pro...
Yang Guo, Zihui Ge, Bhuvan Urgaonkar, Prashant J. ...
ISLPED
2005
ACM
93views Hardware» more  ISLPED 2005»
14 years 1 months ago
Power-aware code scheduling for clusters of active disks
In this paper, we take the idea of application-level processing on disks to one level further, and focus on an architecture, called Cluster of Active Disks (CAD), where the storag...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
MICRO
1999
IEEE
143views Hardware» more  MICRO 1999»
14 years 10 days ago
Code Transformations to Improve Memory Parallelism
Current microprocessors incorporate techniques to exploit instruction-level parallelism (ILP). However, previous work has shown that these ILP techniques are less effective in rem...
Vijay S. Pai, Sarita V. Adve
PC
2012
223views Management» more  PC 2012»
12 years 3 months ago
Using shared arrays in message-driven parallel programs
This paper describes a safe and efficient combination of the object-based message-driven execution and shared array parallel programming models. In particular, we demonstrate how ...
Phil Miller, Aaron Becker, Laxmikant V. Kalé...
GLOBECOM
2007
IEEE
14 years 2 months ago
A Geometric Approach to Slot Alignment in Wireless Sensor Networks
— Traditionally, slotted communication protocols have employed guard times to delineate and align slots. These guard times may expand the slot duration significantly, especially...
Niky Riga, Ibrahim Matta, Azer Bestavros