Sciweavers

155 search results - page 11 / 31
» Reducing Design Complexity of the Load Store Queue
Sort
View
MICRO
2000
IEEE
68views Hardware» more  MICRO 2000»
14 years 13 days ago
Efficient checker processor design
The design and implementation of a modern microprocessor creates many reliability challenges. Designers must verify the correctness of large complex systems and construct implemen...
Saugata Chatterjee, Christopher T. Weaver, Todd M....
WWW
2005
ACM
14 years 1 months ago
Improved timing control for web server systems using internal state information
How to effectively allocate system resource to meet the Service Level Agreement (SLA) of Web servers is a challenging problem. In this paper, we propose an improved scheme for aut...
Xue Liu, Rong Zheng, Jin Heo, Lui Sha
ISHPC
2003
Springer
14 years 1 months ago
A Simple Low-Energy Instruction Wakeup Mechanism
Instruction issue consumes a large amount of energy in out of order processors, largely in the wakeup logic. Proposed solutions to the problem require prediction or additional hard...
Marco A. Ramírez, Adrián Cristal, Al...
NOSSDAV
2004
Springer
14 years 1 months ago
Reduced state fair queuing for edge and core routers
Despite many years of research, fair queuing still faces a number of implementation challenges in high speed routers. In particular, in spite of proposals such as DiffServ, the st...
Ramana Rao Kompella, George Varghese
ANSS
1997
IEEE
14 years 8 days ago
JSIM: A JAVA-Based Simulation and Animation Environment
In this paper, we present JSIM, a Java-based simulation and animation environment being developed at the University of Georgia. The JSIM library includes many Java classes to make...
John A. Miller, Rajesh S. Nair, Zhiwei Zhang, Hong...