293 search results - page 8 / 59 » Reducing Power with Performance Constraints for Parallel Spa... |
CASES
2003
ACM
14 years 25 days ago
2003
ACM
The proliferation of computing technology to low power domains such as hand–held devices has lead to increased interest in portable interface technologies, with particular inter...
DAC
2009
ACM
13 years 11 months ago
2009
ACM
Power grid verification in modern integrated circuits is an integral part of early system design where adjustments can be most easily incorporated. In this work, we describe an ea...
ATS
2005
IEEE
14 years 1 months ago
2005
IEEE
Power reduction during test application is important from the viewpoint of chip reliability and for obtaining correct test results. One of the ways to reduce scan test power is to...
IPPS
2005
IEEE
14 years 1 months ago
2005
IEEE
Power consumption is a troublesome design constraint for emergent systems such as IBM’s BlueGene /L. If current trends continue, future petaflop systems will require 100 megawat...
PDPTA
2007
13 years 9 months ago
2007
As web engineering evolves web based applications complexity grows in higher orders of magnitude. Is not uncommon to find in today web based applications complex and time consumin...