221 search results - page 40 / 45 » Reducing the Interconnection Network Cost of Chip Multiproce... |
DATE
2007
IEEE
14 years 1 months ago
2007
IEEE
The majority of current Network on Chip (NoC) architectures employ mesh topology and use simple static routing, to reduce power and area. However, regular mesh topology is unreali...
ANCS
2011
ACM
12 years 7 months ago
2011
ACM
The largest enterprise networks already contain hundreds of thousands of hosts. Enterprise networks are composed of Ethernet subnets interconnected by IP routers. These routers re...
DAC
2003
ACM
14 years 22 days ago
2003
ACM
In recent years, due to rapid advances in VLSI manufacturing technology capable of packing more and more devices and wires on a chip, crosstalk has emerged as a serious problem af...
RSP
2007
IEEE
14 years 1 months ago
2007
IEEE
Multiprocessor Systems-on-Chip (MPSoCs) is a trend in VLSI design, since they minimize the “design crisis” (gap between silicon technology and actual SoC design capacity) and ...
MICCAI
2002
Springer
14 years 8 months ago
2002
Springer
Abstract. High performance computing has become a key step to introduce computer tools, like real-time registration, in the medical field. To achieve real-time processing, one usua...