Sciweavers

1182 search results - page 199 / 237
» Reducing the Overhead of Dynamic Analysis
Sort
View
TVLSI
2010
13 years 2 months ago
C-Pack: A High-Performance Microprocessor Cache Compression Algorithm
Microprocessor designers have been torn between tight constraints on the amount of on-chip cache memory and the high latency of off-chip memory, such as dynamic random access memor...
Xi Chen, Lei Yang, Robert P. Dick, Li Shang, Haris...
CODES
2011
IEEE
12 years 7 months ago
DistRM: distributed resource management for on-chip many-core systems
The trend towards many-core systems comes with various issues, among them their highly dynamic and non-predictable workloads. Hence, new paradigms for managing resources of many-c...
Sebastian Kobbe, Lars Bauer, Daniel Lohmann, Wolfg...
HPCA
2012
IEEE
12 years 3 months ago
System-level implications of disaggregated memory
Recent research on memory disaggregation introduces a new architectural building block—the memory blade—as a cost-effective approach for memory capacity expansion and sharing ...
Kevin T. Lim, Yoshio Turner, Jose Renato Santos, A...
ICDE
2012
IEEE
227views Database» more  ICDE 2012»
11 years 10 months ago
Horizontal Reduction: Instance-Level Dimensionality Reduction for Similarity Search in Large Document Databases
—Dimensionality reduction is essential in text mining since the dimensionality of text documents could easily reach several tens of thousands. Most recent efforts on dimensionali...
Min-Soo Kim 0001, Kyu-Young Whang, Yang-Sae Moon
UML
2005
Springer
14 years 1 months ago
Reliability Prediction in Model-Driven Development
Abstract. Evaluating the implications of an architecture design early in the software development lifecycle is important in order to reduce costs of development. Reliability is an ...
Genaína Nunes Rodrigues, David S. Rosenblum...