Sciweavers

723 search results - page 32 / 145
» Reducing the complexity of the issue logic
Sort
View
WSC
2001
13 years 9 months ago
Emulation: debug it in the lab --- not on the floor
Emulation is a very powerful tool for testing and debugging control code/logic in an office environment rather than on the plant floor. Through the use of emulation, the actual co...
Cindy Schiess
TVLSI
2002
111views more  TVLSI 2002»
13 years 7 months ago
Circular BIST with state skipping
Circular built-in self-test (BIST) is a "test per clock" scheme that offers many advantages compared with conventional BIST approaches in terms of low area overhead, simp...
Nur A. Touba
LICS
1998
IEEE
13 years 12 months ago
Existential Second-Order Logic over Strings
d abstract) T. Eiter G. Gottlob Y. Gurevich Institut fur Informatik Institut fur Informationssysteme EECS Department Universitat Gie en Technische Universitat Wien University of Mi...
Thomas Eiter, Georg Gottlob, Yuri Gurevich
DMDW
2003
134views Management» more  DMDW 2003»
13 years 9 months ago
Using Design Guidelines to Improve Data Warehouse Logical Design
Data Warehouse-(DW) logical design often start with a conceptual schema and then generates relational structures. Applying this approach implies to cope with two main aspects: (i) ...
Verónika Peralta, Raul Ruggia
DAC
2006
ACM
14 years 8 months ago
Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing
Subthreshold circuit designs have been demonstrated to be a successful alternative when ultra-low power consumption is paramount. However, the characteristics of MOS transistors i...
John Keane, Hanyong Eom, Tae-Hyoung Kim, Sachin S....