Sciweavers

176 search results - page 20 / 36
» Reducing the number of counters needed for integer multiplic...
Sort
View
EVOW
2008
Springer
13 years 9 months ago
Architecture Performance Prediction Using Evolutionary Artificial Neural Networks
The design of computer architectures requires the setting of multiple parameters on which the final performance depends. The number of possible combinations make an extremely huge ...
Pedro A. Castillo, Antonio Miguel Mora, Juan Juli&...
CORR
2008
Springer
97views Education» more  CORR 2008»
13 years 7 months ago
Towards a Spreadsheet Engineering
In this paper, we report some on-going focused research, but are further keen to set it in the context of a proposed bigger picture, as follows. There is a certain depressing patt...
V. R. Vemula, David Ball, Simon R. Thorne
ASAP
2003
IEEE
124views Hardware» more  ASAP 2003»
14 years 26 days ago
Arbitrary Bit Permutations in One or Two Cycles
Symmetric-key block ciphers encrypt data, providing data confidentiality over the public Internet. For inter-operability reasons, it is desirable to support a variety of symmetric...
Zhijie Shi, Xiao Yang, Ruby B. Lee
CASES
2009
ACM
14 years 2 months ago
Hybrid multithreading for VLIW processors
Several multithreading techniques have been proposed to reduce resource underutilization in Very Long Instruction Word (VLIW) processors. Simultaneous MultiThreading (SMT) is a po...
Manoj Gupta, Fermín Sánchez, Josep L...
IPPS
2000
IEEE
13 years 12 months ago
Register Assignment for Software Pipelining with Partitioned Register Banks
Many techniques for increasing the amount of instruction-level parallelism (ILP) put increased pressure on the registers inside a CPU. These techniques allow for more operations t...
Jason Hiser, Steve Carr, Philip H. Sweany, Steven ...