1179 search results - page 68 / 236 » Relative Timing Based Verification of Timed Circuits and Sys... |
184
Voted
CC
2008
Springer
15 years 5 months ago
2008
Springer
JIT compilation is a model of execution which translates at run time critical parts of the program to a low level representation. Typically a JIT compiler produces machine code fro...
127
Voted
ETS
2011
IEEE
14 years 3 months ago
2011
IEEE
—In-field diagnosability of electronic components in larger systems such as automobiles becomes a necessity for both customers and system integrators. Traditionally, functional ...
146
Voted
ICCAD
1995
IEEE
15 years 7 months ago
1995
IEEE
: We present several techniques for accelerating dynamic vector compaction for combinational and sequential circuits. A key feature of all our techniques is that they significantly...
139
Voted
ICCD
2003
IEEE
16 years 19 days ago
2003
IEEE
With the circuit density available in today’s ASIC design systems, increased integration is possible creating more complexity in the design of a System on a Chip (SoC). IBM’s ...
191
Voted
JMLR
2011
14 years 10 months ago
2011
A widely agreed upon definition of time series causality inference, established in the seminal 1969 article of Clive Granger (1969), is based on the relative ability of the histor...