1179 search results - page 79 / 236 » Relative Timing Based Verification of Timed Circuits and Sys... |
132
Voted
DAC
2005
ACM
15 years 5 months ago
2005
ACM
In this paper we discuss an efficient design flow from Matlab® to FPGA. Employing Matlab for algorithm research and as system level language allows efficient transition from algo...
127
Voted
CSSE
2008
IEEE
15 years 10 months ago
2008
IEEE
: Today, virtual enterprise is regarded as the most competitive management model of enterprises that faces the resource of the globe. This paper proposed an instructor of remote ma...
115
Voted
EUROMICRO
2000
IEEE
15 years 8 months ago
2000
IEEE
The complexity of embedded systems is increasing rapidly. In consequence, new verification techniques that overcome the limitations of traditional methods and are suitable for har...
135
Voted
DATE
2000
IEEE
15 years 8 months ago
2000
IEEE
The Boolean satisfiability problem (SAT) has various applications in electronic design automation (EDA) fields such as testing, timing analysis and logic verification. SAT has bee...
194
click to vote
ATAL
2008
Springer
15 years 5 months ago
2008
Springer
We introduce eCAT, a tool that supports deriving test cases semi-automatically from goal-based analysis diagrams, generates meaningful test inputs based on agent interaction ontol...