Sciweavers

282 search results - page 27 / 57
» Reliability- and process-variation aware design of integrate...
Sort
View
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
14 years 2 months ago
Highly pipelined asynchronous FPGAs
We present the design of a high-performance, highly pipelined asynchronous FPGA. We describe a very fine-grain pipelined logic block and routing interconnect architecture, and sh...
John Teifel, Rajit Manohar
DATE
2010
IEEE
118views Hardware» more  DATE 2010»
13 years 11 months ago
Proactive NBTI mitigation for busy functional units in out-of-order microprocessors
Due to fast technology scaling, negative bias temperature instability (NBTI) has become a major reliability concern in designing modern integrated circuits. In this paper, we prese...
Lin Li, Youtao Zhang, Jun Yang 0002, Jianhua Zhao
DAC
1994
ACM
14 years 1 months ago
Statistical Estimation of the Switching Activity in Digital Circuits
Higher levels of integration have led to a generation of integrated circuits for which power dissipation and reliability are major design concerns. In CMOS circuits, both of these ...
Michael G. Xakellis, Farid N. Najm
GLVLSI
2003
IEEE
132views VLSI» more  GLVLSI 2003»
14 years 2 months ago
Power-aware pipelined multiplier design based on 2-dimensional pipeline gating
Power-awareness indicates the scalability of the system energy with changing conditions and quality requirements. Multipliers are essential elements used in DSP applications and c...
Jia Di, Jiann S. Yuan
HOST
2009
IEEE
13 years 6 months ago
Experiences in Hardware Trojan Design and Implementation
Abstract-- We report our experiences in designing and implementing several hardware Trojans within the framework of the Embedded System Challenge competition that was held as part ...
Yier Jin, Nathan Kupp, Yiorgos Makris