Sciweavers

174 search results - page 31 / 35
» Reliability-Centric High-Level Synthesis
Sort
View
RSP
2006
IEEE
102views Control Systems» more  RSP 2006»
14 years 3 months ago
Rapid Resource-Constrained Hardware Performance Estimation
In a hardware-software co-design environment, an application is partitioned into modules. Each module is then mapped either to software or to hardware. The mapping process is driv...
Basant Kumar Dwivedi, Arun Kejariwal, M. Balakrish...
VLSI
2005
Springer
14 years 3 months ago
Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits
Quasi delay insensitive circuits are functionally independent of delays in gates and wires (except for some particular wires). Such asynchronous circuits offer high robustness but...
Bertrand Folco, Vivian Brégier, Laurent Fes...
FASE
2003
Springer
14 years 3 months ago
Detecting Implied Scenarios Analyzing Non-local Branching Choices
Scenarios are powerful tools to model and analyze software systems. However, since they do not provide a complete description of the system, but just some possible execution paths,...
Henry Muccini
DATE
2004
IEEE
175views Hardware» more  DATE 2004»
14 years 1 months ago
Breaking Instance-Independent Symmetries in Exact Graph Coloring
Code optimization and high level synthesis can be posed as constraint satisfaction and optimization problems, such as graph coloring used in register allocation. Graph coloring is...
Arathi Ramani, Fadi A. Aloul, Igor L. Markov, Kare...
ECRA
2002
180views more  ECRA 2002»
13 years 9 months ago
vCOM: Electronic commerce in a collaborative virtual world
Existing e-commerce applications on the web provide the users a relatively simple, browser-based interface to access available products. Customers are not provided with the same s...
Xiaojun Shen, T. Radakrishnan, Nicolas D. Georgana...