Sciweavers

1311 search results - page 60 / 263
» Remarks on Hardware Implementation of Image Processing Algor...
Sort
View
TVCG
2010
153views more  TVCG 2010»
13 years 7 months ago
Parallel View-Dependent Level-of-Detail Control
—We present a scheme for view-dependent level-of-detail control that is implemented entirely on programmable graphics hardware. Our scheme selectively refines and coarsens an ar...
Liang Hu, Pedro V. Sander, Hugues Hoppe
DATE
2010
IEEE
144views Hardware» more  DATE 2010»
14 years 1 months ago
A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation
—Motion Estimation (ME) is the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low comput...
Abdulkadir Akin, G. Sayilar, Ilker Hamzaoglu
ICRA
2010
IEEE
245views Robotics» more  ICRA 2010»
13 years 7 months ago
2000 fps real-time vision system with high-frame-rate video recording
—This paper introduces a high-speed vision system called IDP Express, which can execute real-time image processing and high frame rate video recording simultaneously. In IDP Expr...
Idaku Ishii, Tetsuro Tatebe, Qingyi Gu, Yuta Moriu...
FCCM
2007
IEEE
485views VLSI» more  FCCM 2007»
14 years 21 days ago
Low-Cost Stereo Vision on an FPGA
We present a low-cost stereo vision implementation suitable for use in autonomous vehicle applications and designed with agricultural applications in mind. This implementation uti...
Chris Murphy, Daniel Lindquist, Ann Marie Rynning,...
ICIP
1999
IEEE
14 years 10 months ago
A Fast Image Registration Technique for Motion Artifact Reduction in DSA
In digital subtraction angiography (DSA), patient motion is the primary cause of image quality degradation. The motion correction algorithms developed so far were not sufficiently...
Erik H. W. Meijering, Karel J. Zuiderveld, Wiro J....