1311 search results - page 83 / 263 » Remarks on Hardware Implementation of Image Processing Algor... |
ICIP
2005
IEEE
14 years 10 months ago
2005
IEEE
This paper describes the architecture of an 8x8 2-D DCT/IDCT processor with high throughput, reduced hardware, and a parallel-pipeline scheme. This architecture allows the process...
DATE
2007
IEEE
14 years 3 months ago
2007
IEEE
: 2-D Discrete Cosine Transform (DCT) is widely used as the core of digital image and video compression. In this paper, we present a novel DCT architecture that allows aggressive v...
ICST
2009
IEEE
13 years 6 months ago
2009
IEEE
Bounded model checking--as well as symbolic equivalence checking--are highly successful techniques in the hardware domain. Recently, bit-vector bounded model checkers like CBMC ha...
ICIP
2004
IEEE
14 years 10 months ago
2004
IEEE
A new method, using weighted combinations of shifted transforms, is developed for deringing and deblocking DCT compressed color images. The method shows substantial deringing impr...
VG
2003
13 years 10 months ago
2003
The shear-warp volume rendering algorithm is one of the fastest algorithms for volume rendering, but it achieves this rendering speed only by sacrificing interpolation between th...