Sciweavers

1311 search results - page 95 / 263
» Remarks on Hardware Implementation of Image Processing Algor...
Sort
View
MICRO
2003
IEEE
132views Hardware» more  MICRO 2003»
14 years 2 months ago
Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors
Large instruction window processors achieve high performance by exposing large amounts of instruction level parallelism. However, accessing large hardware structures typically req...
Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasa...
ISPD
2006
ACM
90views Hardware» more  ISPD 2006»
14 years 2 months ago
Fast buffer insertion considering process variations
Advanced process technologies call for a proactive consideration of process variations in design to ensure high parametric timing yield. Despite of its popular use in almost any h...
Jinjun Xiong, Lei He
ICASSP
2010
IEEE
13 years 9 months ago
Empirical Type-i filter design for image interpolation
Empirical filter designs generalize relationships inferred from training data to effect realistic solutions that conform well to the human visual system. Complex algorithms invol...
Karl S. Ni, Truong Q. Nguyen
DAC
2001
ACM
14 years 10 months ago
Using Texture Mapping with Mipmapping to Render a VLSI Layout
This paper presents a method of using texture mapping with mipmapping to render a VLSI layout. Texture mapping is used to save already rasterized areas of the layout from frame to...
Jeff Solomon, Mark Horowitz
CVPR
2005
IEEE
14 years 11 months ago
Modelling Dynamic Scenes by Registering Multi-View Image Sequences
In this paper, we present a new variational method for multi-view stereovision and non-rigid three-dimensional motion estimation from multiple video sequences. Our method minimize...
Jean-Philippe Pons, Renaud Keriven, Olivier D. Fau...