Sciweavers

10908 search results - page 2126 / 2182
» Requirements Engineering Tasks
Sort
View
ISCAS
2006
IEEE
112views Hardware» more  ISCAS 2006»
14 years 3 months ago
Silicon neurons that inhibit to synchronize
Abstract—We present a silicon neuron that uses shunting inhibition (conductance-based) with a synaptic rise-time to achieve synchrony. Synaptic rise-time promotes synchrony by de...
John V. Arthur, Kwabena Boahen
ACMSE
2006
ACM
14 years 3 months ago
Middleware specialization using aspect oriented programming
Standardized middleware is used to build large distributed real-time and enterprise (DRE) systems. These middleware are highly flexible and support a large number of features sin...
Dimple Kaul, Aniruddha S. Gokhale
ASPLOS
2006
ACM
14 years 3 months ago
AVIO: detecting atomicity violations via access interleaving invariants
Concurrency bugs are among the most difficult to test and diagnose of all software bugs. The multicore technology trend worsens this problem. Most previous concurrency bug detect...
Shan Lu, Joseph Tucek, Feng Qin, Yuanyuan Zhou
HIKM
2006
ACM
14 years 3 months ago
A flexible approach for electronic medical records exchange
Many methodologies have been proposed in the last decade for integration and exchange of medical data. However, little progress has occurred due to the following reasons. First, p...
Vagelis Hristidis, Peter J. Clarke, Nagarajan Prab...
ISPD
2006
ACM
90views Hardware» more  ISPD 2006»
14 years 3 months ago
Fast buffer insertion considering process variations
Advanced process technologies call for a proactive consideration of process variations in design to ensure high parametric timing yield. Despite of its popular use in almost any h...
Jinjun Xiong, Lei He
« Prev « First page 2126 / 2182 Last » Next »