Sciweavers

46 search results - page 9 / 10
» Resistive bridge fault modeling, simulation and test generat...
Sort
View
GLVLSI
2002
IEEE
108views VLSI» more  GLVLSI 2002»
13 years 11 months ago
Protected IP-core test generation
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...
Alessandro Fin, Franco Fummi
GECCO
2004
Springer
145views Optimization» more  GECCO 2004»
13 years 12 months ago
Search Based Automatic Test-Data Generation at an Architectural Level
Abstract. The need for effective testing techniques for architectural level descriptions is widely recognised. However, due to the variety of domain-specific architectural descript...
Yuan Zhan, John A. Clark
SENSYS
2010
ACM
13 years 4 months ago
Efficient diagnostic tracing for wireless sensor networks
Wireless sensor networks (WSNs) are hard to program due to unconventional programming models used to satisfy stringent resource constraints. The common event-driven concurrent pro...
Vinaitheerthan Sundaram, Patrick Th. Eugster, Xian...
EMSOFT
2007
Springer
14 years 23 days ago
Performance estimation of distributed real-time embedded systems by discrete event simulations
Key challenges in the performance estimation of distributed real-time embedded (DRE) systems include the systematic measurement of coverage by simulations, and the automated gener...
Gabor Madl, Nikil Dutt, Sherif Abdelwahed
DAC
2006
ACM
13 years 8 months ago
Systematic software-based self-test for pipelined processors
Software-based self-test (SBST) has recently emerged as an effective methodology for the manufacturing test of processors and other components in systems-on-chip (SoCs). By moving ...
Mihalis Psarakis, Dimitris Gizopoulos, Miltiadis H...