Sciweavers

2778 search results - page 11 / 556
» Reuse Technique in Hardware Design
Sort
View
FPL
2003
Springer
259views Hardware» more  FPL 2003»
14 years 17 days ago
Branch Optimisation Techniques for Hardware Compilation
Abstract. This paper explores using information about program branch probabilities to optimise reconfigurable designs. The basic premise is to promote utilization by dedicating mo...
Henry Styles, Wayne Luk
EH
2004
IEEE
118views Hardware» more  EH 2004»
13 years 11 months ago
Exploring Knowledge Schemes for Efficient Evolution of Hardware
There exist several approaches to improve the quality of evolution. In this paper, a priori design knowledge as a part of evolving systems is discussed. Further, experiments are r...
Jim Torresen
EUROMICRO
2003
IEEE
14 years 19 days ago
Introducing Systematic Reuse in Mainstream Software Process
Miguel A. Laguna, Bruno González-Baixauli, ...
FPL
2009
Springer
104views Hardware» more  FPL 2009»
13 years 12 months ago
A multi-layered XML schema and design tool for reusing and integrating FPGA IP
Reconfigurable computing systems remain difficult to use and program. One way to increase design productivity for these systems is through reuse of previously developed and veri...
Adam Arnesen, Nathan Rollins, Michael J. Wirthlin
DATE
2003
IEEE
97views Hardware» more  DATE 2003»
14 years 20 days ago
Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation
Instruction reuse is a microarchitectural technique that improves the execution time of a program by removing redundant computations at run-time. Although this is the job of an op...
G. Surendra, Subhasis Banerjee, S. K. Nandy