Sciweavers

2778 search results - page 508 / 556
» Reuse Technique in Hardware Design
Sort
View
ISCAS
2007
IEEE
179views Hardware» more  ISCAS 2007»
14 years 2 months ago
Analysis for Signal and Power Integrity Using the Multilayered Finite Difference Method
— We present a method for fast analysis of signal and power integrity based on a recently developed multilayered finite difference method (M-FDM). In order to accurately model m...
Ege Engin, Krishna Bharath, Madhavan Swaminathan
ISCAS
2007
IEEE
178views Hardware» more  ISCAS 2007»
14 years 2 months ago
On the Joint Compensation of IQ Imbalances and Phase Noise in MIMO-OFDM Systems
Abstract— OFDM systems are susceptible to receiver impairments such as IQ imbalance and phase noise. These impairments can severely degrade the achievable effective signalto-nois...
Qiyue Zou, Alireza Tarighat, Ali H. Sayed
VTS
2007
IEEE
103views Hardware» more  VTS 2007»
14 years 2 months ago
At-Speed Testing of Core-Based System-on-Chip Using an Embedded Micro-Tester
In SoC designs, limited test access to internal cores, lowcost external tester’s lack of accuracy and slow frequencies make application of at-speed tests impractical. Therefore,...
Matthieu Tuna, Mounir Benabdenbi, Alain Greiner
SAMOS
2007
Springer
14 years 2 months ago
Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction
In this paper, we use the CoDeL hardware design platform to analyze the potential and performance impact of power gating individual registers. For each register, we examine the per...
Nainesh Agarwal, Nikitas J. Dimopoulos
ESCIENCE
2006
IEEE
14 years 2 months ago
Grid Approach to Embarrassingly Parallel CPU-Intensive Bioinformatics Problems
Bioinformatics algorithms such as sequence alignment methods based on profile-HMM (Hidden Markov Model) are popular but CPU-intensive. If large amounts of data are processed, a s...
Heinz Stockinger, Marco Pagni, Lorenzo Cerutti, La...