Sciweavers

3031 search results - page 425 / 607
» Reuse in the application layer
Sort
View
ASPDAC
2007
ACM
90views Hardware» more  ASPDAC 2007»
15 years 8 months ago
Protocol Transducer Synthesis using Divide and Conquer approach
One of the efficient design methodologies for large scale System on a Chip (SoC) is IP-based design. In this methodology, a system is considered as a set of components and intercon...
Shigeru Watanabe, Kenshu Seto, Y. Ishikawa, Satosh...
CF
2007
ACM
15 years 8 months ago
Massively parallel processing on a chip
MppSoC is a SIMD architecture composed of a grid of processors and memories connected by a X-Net neighbourhood network and a general purpose global router. MppSoC is an evolution ...
Philippe Marquet, Simon Duquennoy, Sébastie...
KDD
2010
ACM
228views Data Mining» more  KDD 2010»
15 years 8 months ago
The new iris data: modular data generators
In this paper we introduce a modular, highly flexible, opensource environment for data generation. Using an existing graphical data flow tool, the user can combine various types...
Iris Adä, Michael R. Berthold
GECCO
2007
Springer
168views Optimization» more  GECCO 2007»
15 years 8 months ago
Evolutionary design of single-mode microstructured polymer optical fibres using an artificial embryogeny representation
Polymer microstructured optical fibres are a relatively recent development in optical fibre technology, supporting a wide variety of microstructure fibre geometries, when compared...
Steven Manos, Maryanne Large, Leon Poladian
DATE
2010
IEEE
130views Hardware» more  DATE 2010»
15 years 8 months ago
Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller
Abstract—Supporting Distributed Shared Memory (DSM) is essential for multi-core Network-on-Chips for the sake of reusing huge amount of legacy code and easy programmability. We p...
Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming C...