Sciweavers

55 search results - page 3 / 11
» Run-time compaction of FPGA designs
Sort
View
RECONFIG
2008
IEEE
268views VLSI» more  RECONFIG 2008»
14 years 1 months ago
Parametric, Secure and Compact Implementation of RSA on FPGA
1 We present a fast, efficient, and parameterized modular multiplier and a secure exponentiation circuit especially intended for FPGAs on the low end of the price range. The desig...
Ersin Oksuzoglu, Erkay Savas
FCCM
2003
IEEE
210views VLSI» more  FCCM 2003»
14 years 21 days ago
Compact FPGA-based True and Pseudo Random Number Generators
Two FPGA based implementations of random number generators intended for embedded cryptographic applications are presented. The first is a true random number generator (TRNG) whic...
Kuen Hung Tsoi, K. H. Leung, Philip Heng Wai Leong
DATE
2010
IEEE
180views Hardware» more  DATE 2010»
14 years 15 days ago
Reliability- and process variation-aware placement for FPGAs
Abstract—Negative bias temperature instability (NBTI) significantly affects nanoscale integrated circuit performance and reliability. The degradation in threshold voltage (Vth) d...
Assem A. M. Bsoul, Naraig Manjikian, Li Shang
IMCSIT
2010
13 years 2 months ago
Real-time controller design based on NI Compact-RIO
Abstract--The paper is focused on NI Compact-RIO configured as a controller for the active magnetic levitation used here as a benchmark for time-critical systems. Three realtime co...
Maciej Rosól, Adam Pilat, Andrzej Turnau
FPL
2008
Springer
175views Hardware» more  FPL 2008»
13 years 9 months ago
File system access from reconfigurable FPGA hardware processes in BORPH
This paper presents the design and implementation of BORPH's kernel file system layer that provides FPGA processes direct access to the general file system. Using a semantics...
Hayden Kwok-Hay So, Robert W. Brodersen