Sciweavers

860 search results - page 82 / 172
» Scaling Up Software Architecture Evaluation Processes
Sort
View
SIPS
2007
IEEE
14 years 2 months ago
Montgomery Modular Multiplication Algorithm on Multi-Core Systems
In this paper, we investigate the efficient software implementations of the Montgomery modular multiplication algorithm on a multi-core system. A HW/SW co-design technique is use...
Junfeng Fan, Kazuo Sakiyama, Ingrid Verbauwhede
IPPS
2007
IEEE
14 years 2 months ago
A Prototype Multithreaded Associative SIMD Processor
The performance of SIMD processors is often limited by the time it takes to transfer data between the centralized control unit and the parallel processor array. This is especially...
Kevin Schaffer, Robert A. Walker
IBPRIA
2005
Springer
14 years 1 months ago
An Approach to Vision-Based Person Detection in Robotic Applications
We present an approach to vision-based person detection in robotic applications that integrates top down template matching with bottom up classifiers. We detect components of the ...
Carlos D. Castillo, Carolina Chang
ISSS
2002
IEEE
136views Hardware» more  ISSS 2002»
14 years 23 days ago
Combined Functional Partitioning and Communication Speed Selection for Networked Voltage-Scalable Processors
This paper presents a new technique for global energy optimization through coordinated functional partitioning and speed selection for embedded processors interconnected by a high...
Nader Bagherzadeh, Pai H. Chou, Jinfeng Liu
CSREAESA
2006
13 years 9 months ago
An Efficient Design of High Speed Network Security Platform using Network Processor
: The explosive growth of internet traffic and the increasing complexity of the functions performed by network nodes have given rise to a new breed of programmable micro-processors...
Yong-Sung Jeon, Sang-Woo Lee, Ki-Young Kim