Sciweavers

1263 search results - page 62 / 253
» Scatter-Add in Data Parallel Architectures
Sort
View
BMCBI
2010
153views more  BMCBI 2010»
13 years 9 months ago
Pash 3.0: A versatile software package for read mapping and integrative analysis of genomic and epigenomic variation using massi
Background: Massively parallel sequencing readouts of epigenomic assays are enabling integrative genome-wide analyses of genomic and epigenomic variation. Pash 3.0 performs sequen...
Cristian Coarfa, Fuli Yu, Christopher A. Miller, Z...
SKG
2006
IEEE
14 years 4 months ago
A Data Mining Approach Based on Grey Prediction Model in Web Environment
This paper proposes a prediction approach that combines grey prediction model with three-layer computing architecture in Web environment. It presents a refined prediction formula ...
Hui Peng
ISLPED
2003
ACM
111views Hardware» more  ISLPED 2003»
14 years 3 months ago
A low-power VLSI architecture for turbo decoding
Presented in this paper is a low-power architecture for turbo decodings of parallel concatenated convolutional codes. The proposed architecture is derived via the concept of block...
Seok-Jun Lee, Naresh R. Shanbhag, Andrew C. Singer
FPGA
2001
ACM
123views FPGA» more  FPGA 2001»
14 years 2 months ago
Matching and searching analysis for parallel hardware implementation on FPGAs
Matching and searching computations play an important role in the indexing of data. These computations are typically encoded in very tight loops with a single index variable and a...
Pablo Moisset, Pedro C. Diniz, Joonseok Park
IPPS
1998
IEEE
14 years 2 months ago
Optimizing Data Scheduling on Processor-in-Memory Arrays
In the study of PetaFlop project, Processor-In-Memory array was proposed to be a target architecture in achieving 1015 floating point operations per second computing performance. ...
Yi Tian, Edwin Hsing-Mean Sha, Chantana Chantrapor...