Sciweavers

43 search results - page 5 / 9
» Scheduling and resource binding for low power
Sort
View
CGO
2004
IEEE
13 years 11 months ago
FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths
Application-specific instruction set processors (ASIPs) have the potential to meet the challenging cost, performance, and power goals of future embedded processors by customizing ...
Manjunath Kudlur, Kevin Fan, Michael L. Chu, Rajiv...
FGIT
2009
Springer
14 years 2 months ago
Predicting the Performance of a GRID Environment: An Initial Effort to Increase Scheduling Efficiency
GRID environments are privileged targets for computation-intensive problem solving in areas from weather forecasting to seismic analysis. Mainly composed by commodity hardware, th...
Nuno Guerreiro, Orlando Belo
ICS
2005
Tsinghua U.
14 years 29 days ago
Power-aware resource allocation in high-end systems via online simulation
Traditionally, scheduling in high-end parallel systems focuses on how to minimize the average job waiting time and on how to maximize the overall system utilization. Despite the d...
Barry Lawson, Evgenia Smirni
DATE
2010
IEEE
193views Hardware» more  DATE 2010»
14 years 16 days ago
Coordinated resource optimization in behavioral synthesis
Abstract—Reducing resource usage is one of the most important optimization objectives in behavioral synthesis due to its direct impact on power, performance and cost. The datapat...
Jason Cong, Bin Liu, Junjuan Xu
ARCS
2005
Springer
14 years 1 months ago
Reducing System Level Power Consumption for Mobile and Embedded Platforms
The power consumption of peripheral devices is a significant portion of the overall energy usage of a mobile platform. To take advantage of idle times, most devices offer the abi...
Ripal Nathuji, Karsten Schwan