Sciweavers

325 search results - page 29 / 65
» Secure Configuration of Field Programmable Gate Arrays
Sort
View
FPGA
2000
ACM
175views FPGA» more  FPGA 2000»
13 years 11 months ago
An FPGA implementation and performance evaluation of the Serpent block cipher
With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Encryption Standard (AES) development process is well underway. It is hoped that the result of the ...
Adam J. Elbirt, Christof Paar
CORR
2010
Springer
162views Education» more  CORR 2010»
13 years 7 months ago
Multi-standard programmable baseband modulator for next generation wireless communication
Considerable research has taken place in recent times in the area of parameterization of software defined radio (SDR) architecture. Parameterization decreases the size of the soft...
Indranil Hatai, Indrajit Chakrabarti
ITC
2002
IEEE
143views Hardware» more  ITC 2002»
14 years 14 days ago
BIST-Based Diagnosis of FPGA Interconnect
: We present a Built-In Self-Test (BIST)-based diagnostic approach for the programmable interconnect resources in Field Programmable Gate Arrays (FPGAs) that can be used for either...
Charles E. Stroud, Jeremy Nall, Matthew Lashinsky,...
FPL
1998
Springer
121views Hardware» more  FPL 1998»
13 years 11 months ago
Reconfigurable PCI-Bus Interface (RPCI)
In this paper the Peripheral Component Interface PCI is presented as a target/master reconfigurable interface, based on Programmable Logic Devices PLDs (the Field Programmable Gate...
A. Abo Shosha, P. Reinhart, F. Rongen
FPL
2003
Springer
100views Hardware» more  FPL 2003»
14 years 23 days ago
An Extensible, System-On-Programmable-Chip, Content-Aware Internet Firewall
An extensible firewall has been implemented that performs packet filtering, content scanning, and per-flow queuing of Internet packets at Gigabit/second rates. The firewall use...
John W. Lockwood, Christopher E. Neely, Christophe...