Sciweavers

325 search results - page 53 / 65
» Secure Configuration of Field Programmable Gate Arrays
Sort
View
DELTA
2004
IEEE
13 years 11 months ago
A Novel Approach to Real-time Bilinear Interpolation
Bilinear interpolation is often used to improve image quality after performing spatial transformation operations such as digital zooming or rotation. In the traditional case where...
K. T. Gribbon, Donald G. Bailey
FCCM
2004
IEEE
163views VLSI» more  FCCM 2004»
13 years 11 months ago
Implementation Results of Bloom Filters for String Matching
Network Intrusion Detection and Prevention Systems (IDPS) use string matching to scan Internet packets for malicious content. Bloom filters offer a mechanism to search for a large...
Michael Attig, Sarang Dharmapurikar, John W. Lockw...
AAAI
1998
13 years 9 months ago
Evolvable Hardware Chip for High Precision Printer Image Compression
This paper describes a data compression chip for the high-precision electrophotographic printer using Evolvable Hardware (EHW). EHW is a new hardware paradigm which combines Genet...
Hidenori Sakanashi, Mehrdad Salami, Masaya Iwata, ...
BMCBI
2010
109views more  BMCBI 2010»
13 years 7 months ago
FPGA acceleration of the phylogenetic likelihood function for Bayesian MCMC inference methods
Background: Likelihood (ML)-based phylogenetic inference has become a popular method for estimating the evolutionary relationships among species based on genomic sequence data. Th...
Stephanie Zierke, Jason D. Bakos
ICCAD
2004
IEEE
114views Hardware» more  ICCAD 2004»
14 years 4 months ago
Simultaneous short-path and long-path timing optimization for FPGAs
This paper presents the Routing Cost Valleys (RCV) algorithm – the first published algorithm that simultaneously optimizes all short- and long-path timing constraints in a Field...
Ryan Fung, Vaughn Betz, William Chow