Sciweavers

38 search results - page 4 / 8
» Shrinking Reductions in SML.NET
Sort
View
VLSID
2005
IEEE
149views VLSI» more  VLSID 2005»
14 years 11 months ago
ADOPT: An Approach to Activity Based Delay Optimization
: The direct result of shrinking devices is not only higher densities but also increased switching activity and thus higher device temperatures. The variation in temperature over t...
Gaurav Arora, Abhishek Sharma, D. Nagchoudhuri, M....
ICCD
2003
IEEE
113views Hardware» more  ICCD 2003»
14 years 7 months ago
Exploiting Microarchitectural Redundancy For Defect Tolerance
Continued advancements in fabrication technology and reductions in feature size create challenges in maintaining both manufacturing yield rates and long-term reliability of device...
Premkishore Shivakumar, Stephen W. Keckler, Charle...
VLSI
2005
Springer
14 years 4 months ago
Pareto Points in SRAM Design Using the Sleepy Stack Approach
Leakage power consumption of current CMOS technology is already a great challenge. ITRS projects that leakage power consumption may come to dominate total chip power consumption a...
Jun-Cheol Park, Vincent John Mooney III
DPHOTO
2009
154views Hardware» more  DPHOTO 2009»
13 years 8 months ago
Mobile Imaging: the big challenge of the small pixel
As the number of imaging pixels in camera phones increases, users expect camera phone image quality to be comparable to digital still cameras. The mobile imaging industry is aware...
Feng Xiao, Joyce E. Farrell, Peter B. Catrysse, Br...
ICIP
2009
IEEE
14 years 12 months ago
Efficient Edge, Motion And Depth-range Adaptive Processing For Enhancement Of Multi-view Depth Map Sequences
We present a novel and efficient multi-view depth map enhancement method proposed as a post-processing of initially estimated depth maps. The proposed method is based on edge, mot...