17740 search results - page 70 / 3548 » Simulation Using Orchestration |
123
click to vote
EURODAC
1994
IEEE
15 years 6 months ago
1994
IEEE
- The accelerator is destined to circuit-level simulation of digital and analog/digital MOS VLSI'c containing of up to 100 thousand transistors (with 16 Mb RAM host-machine). ...
111
Voted
DAC
2008
ACM
16 years 3 months ago
2008
ACM
With the growing number of programmable processing elements in today's MultiProcessor System-on-Chip (MPSoC) designs, the synergy required for the development of the hardware...
113
Voted
PADS
2004
ACM
15 years 7 months ago
2004
ACM
We discuss an approach for creating a federated network simulation that eases the burdens on the simulator user that typically arise from more traditional methods for defining sp...
ASPDAC
2006
ACM
15 years 8 months ago
2006
ACM
— This paper shows a new type of a cycle-based logic simulation method using a Look-Up Table (LUT) cascade emulator. The method first transforms a given circuit into LUT cascade...
104
click to vote
WSC
2007
15 years 4 months ago
2007
A HDD template is designed and developed for modeling and simulation for final assembly of hard disk drive (HDD) manufacturing using Arena. The designed HDD template is a high fle...