Sciweavers

105 search results - page 4 / 21
» Simulation based architectural power estimation for PLA-base...
Sort
View
ICCAD
2007
IEEE
164views Hardware» more  ICCAD 2007»
14 years 5 months ago
Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques
— The need to perform power analysis in the early stages of the design process has become critical as power has become a major design constraint. Embedded and highperformance mic...
Xiaoyao Liang, Kerem Turgay, David Brooks
DAC
1996
ACM
14 years 21 days ago
Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation
- The problem of stochastic sequential machines (SSM) synthesis is addressed and its relationship with the constrained sequence generation problem which arises during power estimat...
Diana Marculescu, Radu Marculescu, Massoud Pedram
DAC
2000
ACM
14 years 9 months ago
Function-level power estimation methodology for microprocessors
We have developed a function-level power estimation methodology for predicting the power dissipation of embedded software. For a given microprocessor core, we empirically build th...
Gang Qu, Naoyuki Kawabe, Kimiyoshi Usami, Miodrag ...
TWC
2008
176views more  TWC 2008»
13 years 8 months ago
Asynchronous distributed power and rate control in ad hoc networks: a game-theoretic approach
This paper analyzes distributed asynchronous power and rate control for wireless ad hoc networks. Importantly, all network transmitters are considered to be independent of any mana...
Stepán Kucera, Sonia Aïssa, Koji Yamam...
PPOPP
2005
ACM
14 years 2 months ago
Exposing disk layout to compiler for reducing energy consumption of parallel disk based systems
Disk subsystem is known to be a major contributor to overall power consumption of high-end parallel systems. Past research proposed several architectural level techniques to reduc...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, A...