Sciweavers

181 search results - page 13 / 37
» Simulation of High-Performance Memory Allocators
Sort
View
ISQED
2007
IEEE
136views Hardware» more  ISQED 2007»
14 years 5 months ago
Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS
Straining of silicon improves mobility of carriers resulting in speed enhancement for transistors in CMOS technology. Traditionally, silicon straining is applied in a similar ad-h...
Rajani Kuchipudi, Hamid Mahmoodi
AINA
2008
IEEE
14 years 5 months ago
Thread Allocation in Chip Multiprocessor Based Multithreaded Network Processors
—This work tries to derive ideas for thread allocation in Chip Multiprocessor (CMP)-based network processors performing general applications by Continuous-Time Markov Chain model...
Yi-Neng Lin, Ying-Dar Lin, Yuan-Cheng Lai
USENIX
1994
14 years 4 days ago
Application-Controlled File Caching Policies
We considerhowtoimprovetheperformanceof le cachingbyallowinguser-levelcontrolover lecache replacementdecisions. Weusetwo-levelcachemanagement: the kernel allocates physical pages ...
Pei Cao, Edward W. Felten, Kai Li
EMSOFT
2007
Springer
14 years 5 months ago
Buffer optimization and dispatching scheme for embedded systems with behavioral transparency
Software components are modular and can enable post-deployment update, but their high overhead in runtime and memory is prohibitive for many embedded systems. This paper proposes ...
Jiwon Hahn, Pai H. Chou
ISCAS
2008
IEEE
136views Hardware» more  ISCAS 2008»
14 years 5 months ago
"Green" micro-architecture and circuit co-design for ternary content addressable memory
—In this paper, an energy-efficient and high performance ternary content addressable memory (TCAM) are presented. It employs the concept of “green” microarchitecture and circ...
Po-Tsang Huang, Shu-Wei Chang, Wen-Yen Liu, Wei Hw...