Sciweavers

107 search results - page 10 / 22
» Software Cache Coherence for Large Scale Multiprocessors
Sort
View
WSC
1997
13 years 9 months ago
A General Framework for Large Scale Systems Development
This paper describes a general framework for the modeling, design, simulation, and prototyping of large scale systems. The framework uses a coherent set of tools that model the sy...
Aleks Göllü, Farokh H. Eskafi
MICRO
2009
IEEE
133views Hardware» more  MICRO 2009»
14 years 2 months ago
A tagless coherence directory
A key challenge in architecting a CMP with many cores is maintaining cache coherence in an efficient manner. Directory-based protocols avoid the bandwidth overhead of snoop-based ...
Jason Zebchuk, Vijayalakshmi Srinivasan, Moinuddin...
HPCA
2003
IEEE
14 years 8 months ago
Memory System Behavior of Java-Based Middleware
Java-based middleware, and application servers in particular, are rapidly gaining importance as a new class of workload for commercial multiprocessor servers. SPEC has recognized ...
Martin Karlsson, Kevin E. Moore, Erik Hagersten, D...
CIDR
2007
173views Algorithms» more  CIDR 2007»
13 years 9 months ago
Database Servers on Chip Multiprocessors: Limitations and Opportunities
Prior research shows that database system performance is dominated by off-chip data stalls, resulting in a concerted effort to bring data into on-chip caches. At the same time, hi...
Nikos Hardavellas, Ippokratis Pandis, Ryan Johnson...
VEE
2009
ACM
107views Virtualization» more  VEE 2009»
14 years 2 months ago
Architectural support for shadow memory in multiprocessors
Runtime monitoring support serves as a foundation for the important tasks of providing security, performing debugging, and improving performance of applications. Often runtime mon...
Vijay Nagarajan, Rajiv Gupta