Sciweavers

214 search results - page 9 / 43
» Software Performance Estimation in MPSoC Design
Sort
View
CASES
2007
ACM
13 years 11 months ago
Hierarchical coarse-grained stream compilation for software defined radio
Software Defined Radio (SDR) is an emerging embedded domain where the physical layer of wireless protocols is implemented in software rather than the traditional application speci...
Yuan Lin, Manjunath Kudlur, Scott A. Mahlke, Trevo...
CCECE
2006
IEEE
14 years 1 months ago
QOS Driven Network-on-Chip Design for Real Time Systems
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
Ankur Agarwal, Mehmet Mustafa, Abhijit S. Pandya
CODES
2006
IEEE
14 years 1 months ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
LCTRTS
2007
Springer
14 years 1 months ago
Interface synthesis for heterogeneous multi-core systems from transaction level models
This paper presents a tool for automatic synthesis of RTL interfaces for heterogeneous MPSoC from transaction level models (TLMs). The tool captures the communication parameters i...
Hansu Cho, Samar Abdi, Daniel Gajski
CODES
2000
IEEE
13 years 12 months ago
Software performance estimation strategies in a system-level design tool
À ¹Ð Ú Ð Ó×Ø Ò Ô Ö ÓÖÑ Ò ×Ø Ñ Ø ÓÒ¸ ÓÙÔÐ Û Ø ×Ø Ö Û Ö »×Ó ØÛ Ö Ó¹× ÑÙÐ Ø ÓÒ Ö Ñ ÛÓÖ ¸ × Ý Ò Ð Ö ØÓ ×Ø Ñ ×Ý×Ø Ñ...
Jwahar R. Bammi, Wido Kruijtzer, Luciano Lavagno, ...