Sciweavers

2512 search results - page 152 / 503
» Software Transactional Memory
Sort
View
EUROPAR
1999
Springer
14 years 2 months ago
Annotated Memory References: A Mechanism for Informed Cache Management
Processor cycle time continues to decrease faster than main memory access times, placing higher demands on cache memory hierarchy performance. To meet these demands, conventional ...
Alvin R. Lebeck, David R. Raymond, Chia-Lin Yang, ...
USS
2008
14 years 22 days ago
Pre-Election Testing and Post-Election Audit of Optical Scan Voting Terminal Memory Cards
Optical scan electronic voting machines employ software components that are customized for each specific election. Such software components are critical from a security and integr...
Seda Davtyan, Sotiris Kentros, Aggelos Kiayias, La...
CODES
2001
IEEE
14 years 2 months ago
Compiler-directed selection of dynamic memory layouts
Compiler technology is becoming a key component in the design of embedded systems, mostly due to increasing participation of software in the design process. Meeting system-level ob...
Mahmut T. Kandemir, Ismail Kadayif
IEEEPACT
1998
IEEE
14 years 2 months ago
Sirocco: Cost-Effective Fine-Grain Distributed Shared Memory
Software fine-grain distributed shared memory (FGDSM) provides a simplified shared-memory programming interface with minimal or no hardware support. Originally software FGDSMs tar...
Ioannis Schoinas, Babak Falsafi, Mark D. Hill, Jam...
CGO
2005
IEEE
14 years 4 months ago
Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache
Modern embedded microprocessors use low power on-chip memories called scratch-pad memories to store frequently executed instructions and data. Unlike traditional caches, scratch-p...
Rajiv A. Ravindran, Pracheeti D. Nagarkar, Ganesh ...