Sciweavers

2512 search results - page 397 / 503
» Software Transactional Memory
Sort
View
CODES
2003
IEEE
14 years 3 months ago
Schedule-aware performance estimation of communication architecture for efficient design space exploration
In this paper, we are concerned about the performance estimation of bus-based architectures assuming that the task partitioning on the processing components is already determined....
Sungchan Kim, Chaeseok Im, Soonhoi Ha
IAW
2003
IEEE
14 years 3 months ago
Insecure Programming: How Culpable is a Language's Syntax?
— Vulnerabilities in software stem from poorly written code. Inadvertent errors may creep in due to programmers not being aware of the security implications of their code. Writin...
Ramkumar Chinchani, Anusha Iyer, Bharat Jayaraman,...
ISCA
2003
IEEE
116views Hardware» more  ISCA 2003»
14 years 3 months ago
A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic Replay
Debuggers have been proven indispensable in improving software reliability. Unfortunately, on most real-life software, debuggers fail to deliver their most essential feature — a...
Min Xu, Rastislav Bodík, Mark D. Hill
IWPSE
2003
IEEE
14 years 3 months ago
Reengineering a PC-Based System into the Mobile Device Product Line
There is a growing demand to port existing PC-based software systems to mobile device platforms. Systems running on mobile devices share basic characteristics with their PC-based ...
Weishan Zhang, Stan Jarzabek, Neil Loughran, Awais...
CC
2003
Springer
120views System Software» more  CC 2003»
14 years 3 months ago
Run-Time Type Checking for Binary Programs
Abstract. Many important software systems are written in the C programming language. Unfortunately, the C language does not provide strong safety guarantees, and many common progra...
Michael Burrows, Stephen N. Freund, Janet L. Wiene...