Sciweavers

1406 search results - page 107 / 282
» Software trace cache
Sort
View
CIDR
2007
173views Algorithms» more  CIDR 2007»
13 years 11 months ago
Database Servers on Chip Multiprocessors: Limitations and Opportunities
Prior research shows that database system performance is dominated by off-chip data stalls, resulting in a concerted effort to bring data into on-chip caches. At the same time, hi...
Nikos Hardavellas, Ippokratis Pandis, Ryan Johnson...
RTSS
2009
IEEE
14 years 4 months ago
Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores
—Memory accesses form an important source of timing unpredictability. Timing analysis of real-time embedded software thus requires bounding the time for memory accesses. Multipro...
Yan Li, Vivy Suhendra, Yun Liang, Tulika Mitra, Ab...
CODES
2008
IEEE
14 years 4 months ago
Extending open core protocol to support system-level cache coherence
Open Core Protocol (OCP) is a standard on-chip core interface specification. The current release is flexible and configurable to support the communication needs of a wide range...
Konstantinos Aisopos, Chien-Chun Chou, Li-Shiuan P...
EUROSYS
2008
ACM
14 years 7 months ago
Replication degree customization for high availability
Object replication is a common approach to enhance the availability of distributed data-intensive services and storage systems. Many such systems are known to have highly skewed o...
Ming Zhong, Kai Shen, Joel I. Seiferas
IWPC
2003
IEEE
14 years 3 months ago
Using Run-Time Data for Program Comprehension
Traditional approaches for program comprehension use static program analysis or dynamic program analysis in the form of execution traces. Our approach, however, makes use of runti...
Thomas Gschwind, Johann Oberleitner, Martin Pinzge...