Sciweavers

596 search results - page 22 / 120
» Software transactional memory for multicore embedded systems
Sort
View
SCOPES
2007
Springer
14 years 1 months ago
Systematic intermediate sequence removal for reduced memory accesses
Christophe Poucet, Stylianos Mamagkakis, David Ati...
DATE
2008
IEEE
168views Hardware» more  DATE 2008»
14 years 2 months ago
Cycle-approximate Retargetable Performance Estimation at the Transaction Level
This paper presents a novel cycle-approximate performance estimation technique for automatically generated transaction level models (TLMs) for heterogeneous multicore designs. The...
Yonghyun Hwang, Samar Abdi, Daniel Gajski
HIPEAC
2010
Springer
14 years 4 months ago
Remote Store Programming
Abstract. This paper presents remote store programming (RSP), a programming paradigm which combines usability and efficiency through the exploitation of a simple hardware mechanism...
Henry Hoffmann, David Wentzlaff, Anant Agarwal
DAGSTUHL
2007
13 years 9 months ago
A Case for Deconstructing Hardware Transactional Memory Systems
Major hardware and software vendors are curious about transactional memory (TM), but are understandably cautious about committing to hardware changes. Our thesis is that deconstru...
Mark D. Hill, Derek Hower, Kevin E. Moore, Michael...
CODES
2003
IEEE
14 years 27 days ago
A low-cost memory architecture with NAND XIP for mobile embedded systems
NAND flash memory has become an indispensable component in mobile embedded systems because of its versatile features such as non-volatility, solid-state reliability, low cost and ...
Chanik Park, Jaeyu Seo, Sunghwan Bae, Hyojun Kim, ...