Sciweavers

120 search results - page 13 / 24
» Some Assembly Required - Program Analysis of Embedded System...
Sort
View
IASTEDSEA
2004
13 years 9 months ago
Java bytecode verification with dynamic structures
Java applets run on a Virtual Machine that checks code's integrity and correctness before execution using a module called Bytecode Verifier. Java Card technology allows Java ...
Cinzia Bernardeschi, Luca Martini, Paolo Masci
FGCN
2007
IEEE
14 years 1 months ago
An Evalulation of the Pool Maintenance Overhead in Reliable Server Pooling Systems
Reliable Server Pooling (RSerPool) is a protocol framework for server redundancy and session failover, currently still under standardization by the IETF RSerPool WG. An important ...
Thomas Dreibholz, Erwin P. Rathgeb
ICC
2007
IEEE
125views Communications» more  ICC 2007»
14 years 1 months ago
A Novel Concept: Message Driven Frequency Hopping (MDFH)
—Frequency hopping systems have been widely used in military communications to prevent hostile jamming, interception and detection. In traditional frequency hopping (FH) systems,...
Qi Ling, Tongtong Li, Zhi Ding
HCW
2000
IEEE
13 years 12 months ago
Heterogeneity as Key Feature of High Performance Computing: the PQE1 Prototype
In this work we present the results of a project aimed at assembling an hybrid massively parallel machine, the PQE1 prototype, devoted to the simulation of complex physical models...
Paolo Palazzari, Lidia Arcipiani, Massimo Celino, ...
CODES
1998
IEEE
13 years 11 months ago
Software timing analysis using HW/SW cosimulation and instruction set simulator
Timing analysis for checking satisfaction of constraints is a crucial problem in real-time system design. In some current approaches, the delay of software modules is precalculate...
Jie Liu, Marcello Lajolo, Alberto L. Sangiovanni-V...